

CLAIMS

What is claimed is:

- 1 ~~1. A graphics accelerator, comprising:~~
- 2 ~~a plurality of specialized processing subunits, interconnected~~
- 3 ~~through a serial message-passing interface to provide a~~
- 4 ~~generally pipelined graphics accelerator architecture; and~~
- 5 ~~a memory interface which provides a high bandwidth interface~~
- 6 ~~directly to a local buffer associated with said graphics~~
- 7 ~~accelerator.~~
- 1 ~~2. The accelerator of Claim 1, wherein ones of said subunits are~~
- 2 ~~configured so that said memory interface accesses multiple tiles~~
- 3 ~~of pixels simultaneously.~~
- 1 ~~3. A graphics accelerator, comprising:~~
- 2 ~~a plurality of specialized processing subunits,~~
- 3 ~~interconnected through a serial message-passing interface to~~
- 4 ~~provide a reconfigurably pipelined graphics accelerator~~
- 5 ~~architecture;~~
- 6 ~~at least one of said specialized processing subunits comprising~~
- 7 ~~multiple subprocessors connected to operate in parallel on~~
- 8 ~~separate tasks; and~~
- 9 ~~a high bandwidth memory interface which interfaces to a local~~
- 10 ~~buffer of said graphics accelerator;~~
- 11 ~~wherein said serial interface also permits downloading of image data~~
- 12 ~~to ones of said subunits.~~

1 4. The accelerator of Claim 1, wherein ones of said subunits are
2 configured so that said memory interface accesses multiple tiles
3 of pixels simultaneously.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100